Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS-based pseudo ECL output buffer

CMOS-based pseudo ECL output buffer

US Patent 5089723 · Granted Feb 18, 1992

Estimated economic value: $2,802,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital multiplexor with multiple switching modes2010
Method and system for clock deskewing using a continuously calibrated delay elem2004
Method and circuit for improving lock-time performance for a phase-locked loop2003
Fractional-N phase-lock loop with delay line loop having self-calibrating fracti1999
Process compensation method for CMOS current controlled ring oscillators1999
LC-tuned voltage controlled ring oscillator1996
Phase lock loop with selectable frequency switching time1995
One nanosecond resolution programmable waveform generator1995
Asynchronous glitchless digital MUX1993
Phase-locked loop with automatic phase offset calibration1992
High frequency CMOS VCO with gain constant and duty cycle compensation1991
Edge transition insensitive delay line system and method1991