Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for clock deskewing using a continuously calibrated delay element in a phase-locked loop

Method and system for clock deskewing using a continuously calibrated delay element in a phase-locked loop

US Patent 6806750 · Granted Oct 19, 2004

Estimated economic value: $9,076,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive signal equalizer with segmented coarse and fine controls2013
System and method for providing adaptively equalized data signal with alternatel2012
System and method for adaptively equalizing data signals with higher and lower d2012
Independently configurable port redirection in a multi-port ethernet physical la2011
Method and system for providing dynamic DC offset correction2011
Digital multiplexor with multiple switching modes2010
System and method for testing an on-chip initialization counter circuit2009
Process compensation method for CMOS current controlled ring oscillators1999
LC-tuned voltage controlled ring oscillator1996
Asynchronous glitchless digital MUX1993
CMOS-based pseudo ECL output buffer1992
High frequency CMOS VCO with gain constant and duty cycle compensation1991