Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Edge transition insensitive delay line system and method

Edge transition insensitive delay line system and method

US Patent 4984255 · Granted Jan 8, 1991

Estimated economic value: $1,831,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuit for improving lock-time performance for a phase-locked loop2003
Fractional-N phase-lock loop with delay line loop having self-calibrating fracti1999
Phase lock loop with selectable frequency switching time1995
One nanosecond resolution programmable waveform generator1995
Phase-locked loop with automatic phase offset calibration1992
CMOS-based pseudo ECL output buffer1992
High frequency ECL voltage controlled ring oscillator1989
Digital phase comparator/charge pump with zero deadband and minimum offset1989
Digital phase comparator/charge pump with zero deadband and minimum offset1989
Emitter coupled logic master-slave flip-flop with emitter-follower clock entry1980