Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for increasing system throughput via an input/output bus and enhancing address capability of a computer system during DMA read/write operations between a common memory and an input/output device

Method and apparatus for increasing system throughput via an input/output bus and enhancing address capability of a computer system during DMA read/write operations between a common memory and an input/output device

US Patent 5003465 · Granted Mar 26, 1991

Estimated economic value: $18,949,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Architecture to scale finite-state machines across integrated circuits using a d2019
Video conferencing apparatus and method therefor2004
Enabling a docking station for ISA adapters2004
Transaction credit control for serial I/O systems2004
Enhanced bus arbiter utilizing variable priority and fairness2004
Toggle for split transaction mode of PCI-X bridge buffer2003
Apparatus and method of allowing PCI v1.0 devices to work in PCI v2.0 compliant 2003
Method and system for interrupt handling using device pipelined packet transfers2002
System for executing a current information transfer request even when current in2002
Buffer management for improved PCI-X or PCI bridge performance2002
Buffer assignment for bridges2002
Method and system for interrupt handling using system pipelined packet transfers2002