Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for assembling, testing, and packaging integrated circuits

Method for assembling, testing, and packaging integrated circuits

US Patent 4985988 · Granted Jan 22, 1991

Estimated economic value: $6,374,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deliberate destruction of integrated circuits2012
Deliberate destruction of integrated circuits2010
Deliberate destruction of integrated circuits2009
Integral semiconductor wafer map recording1993
Continuously self configuring distributed control system1993
Low resistance probe for semiconductor1993
Forming isolation resistors with resistive elastomers1992
Method for parallel testing of semiconductor devices1991
Means and method for testing integrated circuits attached to a leadframe1991
Method and apparatus for testing high pin count integrated circuits1991
Method and apparatus for high speed integrated circuit testing1990
Apparatus and method for burning in integrated circuit wafers1990