Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for programming and verifying programmable elements in programmable devices

Method and apparatus for programming and verifying programmable elements in programmable devices

US Patent 4930107 · Granted May 29, 1990

Estimated economic value: $2,516,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop circuitry for clock delay adjustment2007
Delay locked loop circuitry for clock delay adjustment2006
Delay locked loop circuitry for clock delay adjustment2003
Delay-locked loop circuitry for clock delay adjustment2000
High voltage pump circuit with reduced oxide stress2000
System for adjusting slew rate on an output of a drive circuit by enabling a plu2000
Circuitry for the delay adjustment of a clock signal1999
Look-ahead asynchronous register set/reset in programmable logic device1994
Programmable interface for computer system peripheral circuit card1992
Integrated circuits with reduced switching noise1991
Programmable integrated circuit logic array device having improved microprocesso1990
Programmable integrated circuit logic array device having improved microprocesso1990