Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with reduced switching noise

Integrated circuits with reduced switching noise

US Patent 5066873 · Granted Nov 19, 1991

Estimated economic value: $6,807,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for unity gain buffer with high switching speed and low qui2010
Delay locked loop circuitry for clock delay adjustment2007
Delay locked loop circuitry for clock delay adjustment2006
Programmable logic array integrated circuits2005
Variable depth and width memory device2004
Delay locked loop circuitry for clock delay adjustment2003
Programmable logic array integrated circuits2000
Delay-locked loop circuitry for clock delay adjustment2000
Programmable logic array integrated circuits2000
System for adjusting slew rate on an output of a drive circuit by enabling a plu2000
Programmable logic array integrated circuits2000
Programmable logic array integrated circuits2000