Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay locked loop circuitry for clock delay adjustment

Delay locked loop circuitry for clock delay adjustment

US Patent 7308065 · Granted Dec 11, 2007

Estimated economic value: $3,626,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bacillus subtilis JCK-1398 strain inducing resistance in various plants, and com2025
Interface with variable data rate2025
Multi-factor user authentication using blockchain tokens2025
Drift detection in timing signal forwarded from memory controller to memory devi2025
Drift detection in timing signal forwarded from memory controller to memory devi2025
Integration of analog circuits inside digital blocks2025
Interface conversion circuitry for universal chiplet interconnect express (UCIe)2025
Memory controller with staggered request signal output2025
Memory chiplet with efficient mapping of memory-centric interface to die-to-die 2025
Variable resolution digital equalization2025
Simulation and automated control of physical systems2025
Multi-chip module (MCM) with scalable high bandwidth memory2024