Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for processing postnormalization and rounding in parallel

Method and apparatus for processing postnormalization and rounding in parallel

US Patent 4926370 · Granted May 15, 1990

Estimated economic value: $18,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for supplying power to VLSI silicon chips2025
Method and apparatus for supplying power to VLSI silicon chips2021
Reducing error rates with alpha particle protection2021
Semiconductor device with backside inductor using through silicon vias2021
Managed integrated circuit power supply distribution2021
On-die capacitor for a VLSI chip with backside metal plates2020
Managed integrated circuit power supply distribution2020
Voltage droop control2018
Shared receive queue allocation for network on a chip communication2018
Voltage droop control2017
Supply voltage node coupling using a switch2017
Floating point multiply accumulator multi-precision mantissa aligner2017