Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable variable-cycle clock circuit for skew-tolerant array processor architecture

Programmable variable-cycle clock circuit for skew-tolerant array processor architecture

US Patent 4851995 · Granted Jul 25, 1989

Estimated economic value: $14,698,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Security schemes for multiple trusted-execution-environments (TEEs) and multiple2023
Method of generating multiple identifications with multi-level security for netw2019
Method of building a firewall for networked devices2018
Operating method and circuit for low density parity check (LDPC) decoder2012
Multi-mode multi-parallelism data exchange method and device thereof2010
Method for providing virtual atomicity in multi processor environment having acc2001
Hierarchical bus simple COMA architecture for shared memory multiprocessors havi2000
Cache coherence for lazy entry consistency in lockup-free caches2000
Cache coherence protocol for reducing the effects of false sharing in non-bus-ba1998
Invalidation bus optimization for multiprocessors using directory-based cache co1998
Method and apparatus for performing memory protection operations in a single ins1995
Input/output system for a massively parallel, single instruction, multiple data 1995