Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Register addressing system for efficient microroutine sharing and optimization

Register addressing system for efficient microroutine sharing and optimization

US Patent 4807124 · Granted Feb 21, 1989

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packet processor2004
Computer chip spacer element1999
Flexible reset scheme supporting normal system operation, test and emulation mod1999
Structure and method for multiple-level read buffer supporting optimal throttled1997
Hardware control structure and method for off-chip monitoring entries of an on-c1997
Multiplexed status and diagnostic pins in a microprocessor with on-chip caches1996
Minimum pin-count multiplexed address/data bus with byte enable and burst addres1995
Structure and method for monitoring an internal cache1994
Fast shifter method and structure1990
Fast shifter method and structure1990
Fast shifter method and structure1990
Microprocessor system with extended arithmetic logic unit1989