Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for validating prefetched instruction

Method and apparatus for validating prefetched instruction

US Patent 4757445 · Granted Jul 12, 1988

Estimated economic value: $7,560,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MRAM access coordination systems and methods via pipeline in parallel2024
Circuit engine for managing memory meta-stability2022
MRAM access coordination systems and methods with a plurality of pipelines2022
Error cache segmentation for power reduction2021
MRAM noise mitigation for write operations with simultaneous background operatio2021
MRAM noise mitigation for background operations by delaying verify timing2021
Memory array with horizontal source line and a virtual source line2021
Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device a2020
Memory device with a plurality of memory banks where each memory bank is associa2020
Multi-port random access memory2020
On-the-fly bit failure detection and bit redundancy remapping techniques to corr2020
Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during 2019