Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for etching contact vias in a semiconductor device

Method for etching contact vias in a semiconductor device

US Patent 4753709 · Granted Jun 28, 1988

Estimated economic value: $2,504,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MOSFET with source side only stress2016
MOSFET with source side only stress2015
Warpage control features on the bottomside of TSV die lateral to protruding bott2013
Cover and method for constructing same2008
Method of manufacturing a bipolar junction transistor including undercutting reg2004
Intergrated circuit combining high frequency bipolar and high power CMOS transis1999
Integrated circuit combining high frequency bipolar and high power CMOS transist1999
LDMOS transistors, systems and methods1998
Intergrated circuit combining high frequency bipolar and high power CMOS transis1998
Method of fabricating lateral double diffused MOS (LDMOS) transistors1996
LDMOS transistor with self-aligned source/backgate and photo-aligned gate1996
Pillar alignment and formation process1995