Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making shallow junction complementary vertical bipolar transistor pair

Method of making shallow junction complementary vertical bipolar transistor pair

US Patent 4719185 · Granted Jan 12, 1988

Estimated economic value: $33,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduction of chemical mechanical planarization (CMP) scratches with sacrificial 2005
Methods to control the threshold voltage of a deep trench corner device2003
Process controller for balancing usage of tool sets2000
Methods for protecting device components from chemical mechanical polish induced1999
Self-aligned channel stop1989
Self-aligned metal process for integrated circuit metallization1988
Lateral device structures using self-aligned fabrication techniques1988
Method of forming self-aligned P contact1988
Method of making trench-incorporated monolithic semiconductor capacitor and high1987
Self-aligned polysilicon base contact structure1987
Lateral device structures using self-aligned fabrication techniques1987
Planarization process for organic filling of deep trenches1987