Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Intermediate memory array with a parallel port and a buffered serial port

Intermediate memory array with a parallel port and a buffered serial port

US Patent 4718039 · Granted Jan 5, 1988

Estimated economic value: $34,804,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Jogging structure for wiring translation between grids with non-integral pitch r2005
Jogging structure for wiring translation between grids with non-integral pitch r2004
High bandwidth 3D memory packaging technique2002
Package with low stress hermetic seal2002
MCM—MLC technology2002
Low stress hermetic seal2002
Two-stage power noise filter with on and off chip capacitors2000
Multilayer module with thinfilm redistribution area1999
Fault tolerant memory1997
Fault tolerant memory1995
Fast access memory structure1994
Memory organization with arrays having an alternate data port facility1992