Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › TTL compatible merged bipolar/CMOS output buffer circuits

TTL compatible merged bipolar/CMOS output buffer circuits

US Patent 4678940 · Granted Jul 7, 1987

Estimated economic value: $5,811,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for design verification with equivalency check2006
Method and apparatus for rule file generation2006
Method and apparatus for reducing effect of jitter2006
Mask programmable bus control gate array1991
Master-slave D-type flip-flops with improved voltage offset means1989
"Temperature-compensated interface circuit between ""OR-tied"" connection of a P1988
Merged PMOS/bipolar logic circuits1986
Merged PMOS/bipolar logic circuits1986
High conductance circuit for programmable integrated circuit1986
AFL (advanced fast logic) line driver circuit1986