Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merged PMOS/bipolar logic circuits

Merged PMOS/bipolar logic circuits

US Patent 4612458 · Granted Sep 16, 1986

Estimated economic value: $9,685,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mask programmable bus control gate array1991
Master-slave D-type flip-flops with improved voltage offset means1989
"Temperature-compensated interface circuit between ""OR-tied"" connection of a P1988
TTL compatible merged bipolar/CMOS output buffer circuits1987
TTL compatible merged bipolar/CMOS output buffer circuits1987
High conductance circuit for programmable integrated circuit1986
AFL (advanced fast logic) line driver circuit1986