Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating stacked CMOS transistors with a self-aligned silicide process

Method for fabricating stacked CMOS transistors with a self-aligned silicide process

US Patent 4656731 · Granted Apr 14, 1987

Estimated economic value: $1,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sram cell fabrication with interlevel Dielectric planarization2010
Method and interlevel dielectric structure for improved metal step coverage2004
Method of fabricating a one-sided polysilicon thin film transistor2004
Method to form shallow junction transistors while eliminating shorts due to junc2003
Shallow junction transistors which eliminating shorts due to junction spiking2003
Method and apparatus for encoding and decoding a turbo code in an integrated mod2002
Method to form shallow junction transistors while eliminating shorts due to junc2001
Method of making a field effect transistor having a channel in an epitaxial sili2001
SRAM cell with thin film transistor using two polysilicon layers2000
Thin film transistor with titanium nitride or refractory metal gate in SRAM devi1999
Self-aligned JFET1999
CMOS with parasitic bipolar transistor1998