Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arithmetic logic unit with outputs indicating invalid computation results caused by invalid operands

Arithmetic logic unit with outputs indicating invalid computation results caused by invalid operands

US Patent 4608659 · Granted Aug 26, 1986

Estimated economic value: $4,319,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method of extruding a hemp composite board using hemp feedstocks2025
Monoextruded hemp composite board2025
Apparatus and method for a data processing system having a peer relationship amo1993
Apparatus and method for simultaneous execution of a write instruction and a suc1992
Resource conflict detection method and apparatus included in a pipelined process1991
Apparatus and method for address translation of non-aligned double word virtual 1991
Web winding machine and method1990
Dual read/write register file memory1990
Web winding machine and method1989
Dual access frame store for field or frame playback in a video disk player1989
Virtual cache system using page level number generating CAM to access other memo1988
Least recently used replacement level generating apparatus1988