Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Unified CMOS/SNOS semiconductor fabrication process

Unified CMOS/SNOS semiconductor fabrication process

US Patent 4516313 · Granted May 14, 1985

Estimated economic value: $10,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structures including vertical diode structures and methods for mak2011
Semiconductor structures including vertical diode structures and methods of maki2009
Vertical diode structures2007
Wafer with vertical diode structures2007
Vertical diode structures2007
Method for fabricating an array of ultra-small pores for chalcogenide memory cel2005
Method for fabricating an array of ultra-small pores for chalcogenide memory cel2004
Method of making vertical diode structures2004
Method of making vertical diode structures2004
Diode formation method2004
Method of making vertical diode structures2004
Silicon plugs and local interconnect for embedded memory and system-on-chip (SOC2004