Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of electrically testing a packaging structure having n interconnected integrated circuit chips

Method of electrically testing a packaging structure having n interconnected integrated circuit chips

US Patent 4494066 · Granted Jan 15, 1985

Estimated economic value: $17,274,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning system for automated attribute name mapping between source data2024
Machine learning system for automated attribute name mapping between source data2023
Diagnostics of a board containing a plurality of hybrid electronic components1990
Method of partitioning, testing and diagnosing a VLSI multichip package and asso1989
Electronically selectable redundant array (ESRA)1986
Method of electrically testing a packaging structure having N interconnected int1985
Method of electrically testing a packaging structure having N interconnected int1985
Circuit arrangement which permits the testing of each individual chip and interc1984
Level sensitive scan design (LSSD) system1981
Test circuitry for module interconnection network1980
Logic chip test system with path oriented decision making test pattern generator1980