Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electrically programmable and erasable memory cell

Electrically programmable and erasable memory cell

US Patent 4477825 · Granted Oct 16, 1984

Estimated economic value: $13,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor with buried P+ and source contact2018
DMOS transistor with trench schottky diode2017
DMOS transistor with trench schottky diode2016
Vertical gate LDMOS device2015
Vertical gate LDMOS device2015
Vertical gate LDMOS device2014
Vertical gate LDMOS device2014
Vertical gate LDMOS device2014
Method of fabricating a bipolar transistor using selective epitaxially grown SiG2005
Method of fabricating a bipolar transistor using selective epitaxially grown SiG2004
Forming a self-aligned epitaxial base bipolar transistor2001
Low voltage and low power static random access memory (SRAM)2000