Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned all-n.sup.+ polysilicon CMOS process

Self-aligned all-n.sup.+ polysilicon CMOS process

US Patent 4345366 · Granted Aug 24, 1982

Estimated economic value: $2,428,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polysilicon-doped-first CMOS process1983
Silicon nitride S/D ion implant mask in CMOS device fabrication1983
CISFET Processing including simultaneous doping of silicon components and FET ch1980
CISFET Processing including simultaneous implantation of spaced polycrystalline 1980