Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CISFET Processing including simultaneous implantation of spaced polycrystalline silicon regions and non-memory FET channel

CISFET Processing including simultaneous implantation of spaced polycrystalline silicon regions and non-memory FET channel

US Patent 4210465 · Granted Jul 1, 1980

Estimated economic value: $9,841,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polysilicon-doped-first CMOS process1983
Silicon nitride S/D ion implant mask in CMOS device fabrication1983
Self-aligned all-n.sup.+ polysilicon CMOS process1982
CISFET Processing including simultaneous doping of silicon components and FET ch1980