Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations disposed at a common edge surface of the layers

Multi-layer dielectric planar structure having an internal conductor pattern characterized with opposite terminations disposed at a common edge surface of the layers

US Patent 4202007 · Granted May 6, 1980

Estimated economic value: $13,704,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Addressing coupled noise-based violations with buffering in a batch environment2018
Method for enabling multiple incompatible or costly timing environment for effic2012
Method for eliminating negative slack in a netlist via transformation and slack 2010
Method for optimization of logic circuits for routability2008
Method of forming semiconductor device including interconnect barrier layers2004
Semiconductor device and method of formation2004
Method of forming copper interconnection utilizing aluminum capping film2002
Semiconductor device and a process for forming the semiconductor device2002
Method for multiplexed joining of solder bumps to various substrates during asse2000
Method for forming interconnect bumps on a semiconductor die2000
Method for testing and burning-in a semiconductor wafer1997
Semiconductor device solder bump having intrinsic potential for forming an exten1995