Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming semiconductor device including interconnect barrier layers

Method of forming semiconductor device including interconnect barrier layers

US Patent 6713381 · Granted Mar 30, 2004

Estimated economic value: $19,188,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical dielectric planar waveguide process2025
Structure and method for testing of PIC with an upturned mirror2025
Self-aligned structure and method on interposer-based PIC2025
Self-aligned structure and method on interposer-based PIC2025
Fiber block alignment structure2025
Loopback waveguide2024
Loopback waveguide2024
Semiconductor device with transistor local interconnects2024
Structure and method for testing of PIC with an upturned mirror2024
Optical dielectric waveguide subassembly structures2024
Optical dielectric planar waveguide process2024
Structure and method for testing of PIC with an upturned mirror2024