Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating two level interconnects and fuse on an IC

Method of fabricating two level interconnects and fuse on an IC

US Patent 4184933 · Granted Jan 22, 1980

Estimated economic value: $3,342,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-supported ultra thin silicon wafer process2000
Concrete control key-joint and divider form1992
Bag shaker1992
Reduced beta vertical transistors and method of fabrication1986
Amorphous devices and interconnect system and method of fabrication1984
Aluminum Schottky contacts and silicon-aluminum interconnects for integrated cir1982
Method of fabricating self-aligned bipolar transistor process and device utilizi1981
Process for forming metallic ground grid for integrated circuits1981
Process of fabricating an improved I.sup.2 L integrated circuit utilizing diffus1981
Method of reworking PROMS1981
I.sup.2 L Integrated circuit and process of fabrication1980