Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of fabricating an improved I.sup.2 L integrated circuit utilizing diffusion and epitaxial deposition

Process of fabricating an improved I.sup.2 L integrated circuit utilizing diffusion and epitaxial deposition

US Patent 4255209 · Granted Mar 10, 1981

Estimated economic value: $2,376,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-supported ultra thin silicon wafer process2000
Bag shaker1992
Method of fabrication of isolated islands for complementary bipolar devices1990
Method to reduce the height of the bird's head in oxide isolated processes1987
Fabrication of isolated regions for use in self-aligning device process utilizin1987
Method to reduce the height of the bird's head in oxide isolated processes1986
Reduced beta vertical transistors and method of fabrication1986
Amorphous devices and interconnect system and method of fabrication1984
Aluminum Schottky contacts and silicon-aluminum interconnects for integrated cir1982
Aluminum Schottky contacts and silicon-aluminum interconnects for integrated cir1982
Integrated circuit fuse1981
Method of fabricating self-aligned bipolar transistor process and device utilizi1981