Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating self-aligned bipolar transistor process and device utilizing etching and self-aligned masking

Method of fabricating self-aligned bipolar transistor process and device utilizing etching and self-aligned masking

US Patent 4269636 · Granted May 26, 1981

Estimated economic value: $4,648,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

BICMOS process with low temperature coefficient resistor (TCRL)2004
BiCMOS process with low temperature coefficient resistor (TCRL)2004
Wafer trench article and process2003
Integrated circuit air bridge structures and methods of fabricating same2002
Wafer trench article and process2002
Low temperature coefficient resistor (TCRL)2002
Integrated circuit air bridge structures and methods of fabricating same2001
Self-supported ultra thin silicon wafer process2000
Silicon-glass bonded wafers1999
Process of forming trench isolation device1999
High frequency analog transistors, method of fabrication and circuit implementat1999
High frequency analog transistors method of fabrication and circuit implementati1998