Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fine-grained clocking and clock distribution in low power double data rate physical layer interface

Fine-grained clocking and clock distribution in low power double data rate physical layer interface

US Patent 12461681 · Granted Nov 4, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM specific interface calibration via programmable training sequences2025
Read gate training and tracking2025
Read gate training and tracking2025
Methods for enhanced memory context restore2025
Reducing power consumption associated with frequency transitioning in a memory i2024
Mitigating near-field-communication (NFC) antenna interference2024
Multi-chiplet clock delay compensation2024
Method and apparatus for training memory2024
Variable tick for DRAM interface calibration2024
Mitigating near-field-communication (NFC) antenna interference2023
Interposer-based damping resistor2021
Apparatus and methods for external programming of processor of LED driver2019