Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-chiplet clock delay compensation

Multi-chiplet clock delay compensation

US Patent 11989050 · Granted May 21, 2024

Estimated economic value: $660,623,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fine-grained clocking and clock distribution in low power double data rate physi2025
DRAM specific interface calibration via programmable training sequences2025
DRAM specific interface calibration via programmable training sequences2025
DRAM specific interface calibration via programmable training sequences2025
Read gate training and tracking2025
Methods for enhanced memory context restore2025
Low power single phase logic gate latch for clock-gating2024
Reducing power consumption associated with frequency transitioning in a memory i2024
Reducing power consumption associated with frequency transitioning in a memory i2024
Reducing power consumption associated with frequency transitioning in a memory i2024
Methods and apparatus for synchronizing data transfers across clock domains usin2024
Method and apparatus for training memory2024