Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing power consumption associated with frequency transitioning in a memory interface

Reducing power consumption associated with frequency transitioning in a memory interface

US Patent 12079490 · Granted Sep 3, 2024

Estimated economic value: $326,917,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fine-grained clocking and clock distribution in low power double data rate physi2025
DRAM specific interface calibration via programmable training sequences2025
DRAM specific interface calibration via programmable training sequences2025
DRAM specific interface calibration via programmable training sequences2025
Read gate training and tracking2025
Methods for enhanced memory context restore2025
Multi-chiplet clock delay compensation2024
Multi-chiplet clock delay compensation2024
Multi-chiplet clock delay compensation2024
Method and apparatus for training memory2024
Method and apparatus for training memory2024
Method and apparatus for training memory2024