Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique to mitigate clock generation failure at high input clock slew

Technique to mitigate clock generation failure at high input clock slew

US Patent 12379740 · Granted Aug 5, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with global and local latches2025
Memory circuit and method of operating same2025
Scan synchronous-write-through testing architectures for a memory device2025
Circuits and methods of mitigating hold time failure of pipeline for memory devi2025
Global boosting circuit2025
Tracking circuitry and memory devices including the same2025
Variable voltage bit line precharge2025
Far end driver for memory clock2025
Low power wake up for memory2025
Bit line pre-charge circuit for power management modes in multi bank SRAM2025
Memory device, read clock generation circuit, and method for controlling read op2025
Word line delay interlock circuit for write operation2025