Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit efficient memory error correcting coding and decoding scheme

Bit efficient memory error correcting coding and decoding scheme

US Patent 12339741 · Granted Jun 24, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for efficient accessing to memory controllers with non-power-of-two si2025
Extending dual inline memory module (DIMM) lifespans based on fault characteriza2025
Extending dual inline memory module (DIMM) lifespans based on fault characteriza2025
Memory space assignment for memory controllers in non-power of two quantities2025
Memory device and module life expansion2025
Memory device and module life expansion2025
Correcting uncorrectable memory errors in Dual In-line Memory Modules (DIMMs) us2024
Coarse-grain reconfigurable array processor with concurrent handling of multiple2021
Signal processing device and method of performing a pack-insert operation2019
Tracking mechanism coupled to retirement in reorder buffer for indicating sharin2014
Memory disambiguation techniques using counter ratio to selectively disable load2014
Counter-based memory disambiguation techniques for selectively predicting load/s2013