Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for efficient accessing to memory controllers with non-power-of-two sized memory

Mechanism for efficient accessing to memory controllers with non-power-of-two sized memory

US Patent 12504878 · Granted Dec 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extending dual inline memory module (DIMM) lifespans based on fault characteriza2025
Bit efficient memory error correcting coding and decoding scheme2025
Memory space assignment for memory controllers in non-power of two quantities2025
Memory device and module life expansion2025
Coarse-grain reconfigurable array processor with concurrent handling of multiple2021
Tracking mechanism coupled to retirement in reorder buffer for indicating sharin2014
Memory disambiguation techniques using counter ratio to selectively disable load2014
Counter-based memory disambiguation techniques for selectively predicting load/s2013
Counter-based memory disambiguation techniques for selectively predicting load/s2009
Hot way caches: an energy saving technique for high performance caches2003