Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device manageability bus

Memory device manageability bus

US Patent 12332812 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power memory module2025
Self-healing low speed serial interface2025
Reference voltage adjustment per path for high speed memory signaling2025
DIMM retention assembly for compression mount technology and land grid array con2025
DIMM socket with seating floor to meet both longer length edge contacts and shor2025
Method and apparatus for improved memory module supply current surge response2025
Dual in-line memory module (DIMM) socket that prevents improper DIMM release2025
Closed loop compressed connector pin2025
Hybrid pitch through hole connector2025
Device-to-device connection with multiple parallel ground pins2025
Apparatus, system and method to detect and improve an input clock performance of2025
Reference voltage training per path for high speed memory signaling2025