Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Executing instruction sequences generated from software interactions as part of formal verification of a design under test

Executing instruction sequences generated from software interactions as part of formal verification of a design under test

US Patent 12271669 · Granted Apr 8, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable system counter based on a hardware clock frequency2025
Extending cover properties in formal verification to generate failure traces tha2025
Extending cover properties in formal verification to generate failure traces tha2025
Link down resilience2025
Fuzzy scoreboard2024
Fuzzy scoreboard2024
Database acceleration with coprocessor subsystem for offloading tuple filtering2024
Re-order buffer for in-order execution of dependent write transactions2024
Interconnect flow graph for integrated circuit design2023
Interconnect flow graph for integrated circuit design2023
Interconnect flow graph for integrated circuit design2023
Transaction ordering management2023