Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a semiconductor chip having strength adjustment pattern in bonding layer

Method of fabricating a semiconductor chip having strength adjustment pattern in bonding layer

US Patent 12230603 · Granted Feb 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pellicle membrane with improved properties2025
Optical assembly with coating and methods of use2025
SOIC chip architecture2025
Semiconductor structure and method of manufacture2025
Directionally tunable optical reflector2025
Methods for making semiconductor-based integrated circuits2025
Structures and process flow for integrated photonic-electric ic package by using2024
Semiconductor devices and method for forming the same2024
Semiconductor devices and method for forming the same2024
Photonic heater2024
Heat dissipation structures for three-dimensional system on integrated chip stru2024
Semiconductor devices and methods of manufacture2024