Memory active region layout for improving memory performance

Assignee

• TSMC

Inventors

• Chia-Hao Pao (45 patents)
• Chih-Chuan Yang (83 patents)
• Shih-Hao Lin (120 patents)
• Chih-Hsuan Chen (25 patents)
• Kian-Long Lim (49 patents)
• Chao-Yuan Chang (15 patents)
• Feng-Ming Chang (79 patents)
• Lien Jung Hung (68 patents)
• Ping-Wei Wang (168 patents)

View full patent text on Google Patents →