Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic loading neural network inference at DRAM/on-bus SRAM/serial flash for power optimization

Dynamic loading neural network inference at DRAM/on-bus SRAM/serial flash for power optimization

US Patent 12197926 · Granted Jan 14, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for application protection and non-transitory machine-readable medium for2025
Control system using device controllers and device root to manage processing uni2025
Model protection system2025
Automatic test system and automatic test method for integrated-circuit devices2024
Memory protection for virtual machines2024
Semiconductor package shielding structure2024
Semiconductor device having 2D channel layer2023
Dynamic agent for multiple operators optimization2023
Dynamic agent for multiple operators optimization2023
Cache management method using object-oriented manner and associated microcontrol2023
Semiconductor device and manufacturing method thereof2022
Cache management method using object-oriented manner and associated microcontrol2020