Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error checking for systolic array computation

Error checking for systolic array computation

US Patent 12189472 · Granted Jan 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neural network accelerator in DIMM form factor2025
Heterogeneous ML accelerator cluster with flexible system resource balance2025
Vector processing unit2025
Shared scratchpad memory with parallel load-store2025
Integrated circuit with a ring-shaped hot spot area and multidirectional cooling2025
Methods and heat distribution devices for thermal management of chip assemblies2025
Multiplier and adder in systolic array2025
Hardware-optimized neural architecture search2024
Generating recommendations based on performance metrics for scheduling jobs on d2024
Performing matrix multiplication in hardware2024
Low latency matrix multiply unit2024
Methods and heat distribution devices for thermal management of chip assemblies2024