Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device with a split pillar architecture

Memory device with a split pillar architecture

US Patent 12171105 · Granted Dec 17, 2024

Estimated economic value: $47,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decoding architecture for memory devices2025
Decoding architecture for memory devices2025
Decoding architecture for memory devices2025
Reading a multi-level memory cell2025
Memory cell formation in three dimensional memory arrays using atomic layer depo2025
Memory cell formation in three dimensional memory arrays using atomic layer depo2025
Accessing memory cells in a vertical memory array2025
Accessing memory cells in a vertical memory array2025
Memory devices having one-time-programmable fuses and/or antifuses formed from t2025
Memory devices having one-time-programmable fuses and/or antifuses formed from t2025
Memory devices having one-time-programmable fuses and/or antifuses formed from t2025
Pillar and word line plate architecture for a memory array2025