Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Channel and sub-channel throttling for memory controllers

Channel and sub-channel throttling for memory controllers

US Patent 12154657 · Granted Nov 26, 2024

Estimated economic value: $172,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and devices for advanced memory technology2025
Directed refresh management for DRAM2025
Directed refresh management for DRAM2025
Memory controller with enhanced low-power state2025
Dynamic page state aware scheduling of read/write burst transactions2025
Refresh during power state changes2025
Staging memory access requests2025
Staging memory access requests2025
Memory calibration system and method2025
Memory calibration system and method2025
Scheduling memory requests with non-uniform latencies2025
Scheduling memory requests with non-uniform latencies2025