Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus, system, and method for throttling prefetchers to prevent training on irregular memory accesses

Apparatus, system, and method for throttling prefetchers to prevent training on irregular memory accesses

US Patent 12153524 · Granted Nov 26, 2024

Estimated economic value: $172,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Modifying system directory capacity based on power state transition2025
Semiconductor device for performing data reduction for processing arrays2025
Super-temporal cache replacement policy2025
Lookup table (LUT) vector instruction2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Implementing a micro-operation cache with compaction2025
Systems, methods, and devices for advanced memory technology2025
Region pattern-matching hardware prefetcher2025
Region pattern-matching hardware prefetcher2025