Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compile time logic for inserting a buffer between a producer operation unit and a consumer operation unit in a dataflow graph

Compile time logic for inserting a buffer between a producer operation unit and a consumer operation unit in a dataflow graph

US Patent 12105630 · Granted Oct 1, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Critical stage optimization for reconfigurable architectures2025
Operation fusion in nested meta-pipeline loops2025
Compiler-based input synchronization for processor with variant stage latencies2025
Compiler-based input synchronization for processor with variant stage latencies2025
Use of compound or medicinal derivative thereof in inhibiting AIM2 protein activ2025
Iterative compilation to optimize translation in reconfigurable dataflow archite2025
Merging skip-buffers in a reconfigurable dataflow processor2025
Merging skip-buffers in a reconfigurable dataflow processor2025
Merging skip-buffers in a reconfigurable dataflow processor2025
Merging buffer access operations in a coarse-grained reconfigurable computing sy2025
Merging buffer access operations in a coarse-grained reconfigurable computing sy2025
Merging buffer access operations in a coarse-grained reconfigurable computing sy2025