| 12430109 |
Critical stage optimization for reconfigurable architectures |
Adam L. Bordelon |
2025-09-30 |
| 12386602 |
Operation fusion in nested meta-pipeline loops |
Fei Wang, Weihang FAN |
2025-08-12 |
| 12373182 |
Compiler-based input synchronization for processor with variant stage latencies |
Weiwei Chen, Raghu Prabhakar |
2025-07-29 |
| 12333283 |
Iterative compilation to optimize translation in reconfigurable dataflow architectures |
Blaine Rister, Haocheng Dong, Yaqi Zhang, Junjue Wang, Zhuo Chen +1 more |
2025-06-17 |
| 12260199 |
Merging skip-buffers in a reconfigurable dataflow processor |
Fei Wang, Kevin Brown, Weiwei Chen |
2025-03-25 |
| 12254300 |
Merging buffer access operations in a coarse-grained reconfigurable computing system |
Adam L. Bordelon, Weihang FAN, Kevin Brown, Weiwei Chen |
2025-03-18 |
| 12236220 |
Flow control for reconfigurable processors |
Weiwei Chen, Raghu Prabhakar, Sitanshu Gupta, Ruddhi Chaphekar, Ajit Punj +1 more |
2025-02-25 |
| 12164463 |
Buffer splitting |
Weihang FAN |
2024-12-10 |
| 12105630 |
Compile time logic for inserting a buffer between a producer operation unit and a consumer operation unit in a dataflow graph |
Kevin Brown, Weiwei Chen, Xiaoming Gu |
2024-10-01 |
| 11782729 |
Runtime patching of configuration files |
Gregory F. Grohoski, Manish K. Shah, Raghu Prabhakar, Mark Luttrell, Ravinder Kumar +5 more |
2023-10-10 |
| 11714780 |
Compiler flow logic for reconfigurable architectures |
Raghu Prabhakar, Sumti Jairath |
2023-08-01 |
| 11709664 |
Anti-congestion flow control for reconfigurable processors |
Weiwei Chen, Raghu Prabhakar, Sitanshu Gupta, Ruddhi Chaphekar, Ajit Punj +1 more |
2023-07-25 |
| 11645057 |
Systems and methods for memory layout determination and conflict resolution |
Weiwei Chen, Kevin Brown, Xiaoming Gu |
2023-05-09 |
| 11237971 |
Compile time logic for detecting streaming compatible and broadcast compatible data access patterns |
Kevin Brown, Weiwei Chen, Xiaoming Gu |
2022-02-01 |
| 11080227 |
Compiler flow logic for reconfigurable architectures |
Raghu Prabhakar, Sumti Jairath |
2021-08-03 |
| 10768899 |
Matrix normal/transpose read and a reconfigurable data processor including same |
Raghu Prabhakar, Ram Sivaramakrishnan, David Brian Jackson, Mark Luttrell |
2020-09-08 |