Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compiler-based input synchronization for processor with variant stage latencies

Compiler-based input synchronization for processor with variant stage latencies

US Patent 12373182 · Granted Jul 29, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lossless tiling in convolution networks—tiling configuration between two section2025
Execution state management2025
Integrated circuit that mitigates inductive-induced voltage droop2025
Configuration file generation for fracturable data path in a coarse-grained reco2025
Lossless tiling in convolution networks—padding and re-tilling at section bounda2025
Dataflow architecture processor statically reconfigurable to perform n-dimension2025
Dataflow architecture processor statically reconfigurable to perform N-dimension2025
Multiple contexts for a memory unit in a reconfigurable data processor2025
Operating a cost estimation tool for placing and routing an operation unit graph2025
Critical stage optimization for reconfigurable architectures2025
Integrated circuit that mitigates inductive-induced voltage droop using compute 2025
Operation fusion in nested meta-pipeline loops2025