Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM speed and margin optimization via spacer tuning

SRAM speed and margin optimization via spacer tuning

US Patent 12101921 · Granted Sep 24, 2024

Estimated economic value: $29,611,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM structures2025
Magnetic device structure and methods of forming the same2025
Epitaxial features in semiconductor devices and method of forming the same2025
Controlling trap formation to improve memory window in one-time program devices2025
Semiconductor device and method2025
Memory device and method for forming the same2025
Post gate dielectric processing for semiconductor device fabrication2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Memory device and method of forming the same2025
Memory device and method of forming the same2025