Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using per memory bank load caches for reducing power use in a system on a chip

Using per memory bank load caches for reducing power use in a system on a chip

US Patent 12093539 · Granted Sep 17, 2024

Estimated economic value: $3,873,026,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and store operations of 2D arrays in a single cycle in a system 2024
Performing load and store operations of 2D arrays in a single cycle in a system 2024