Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced channel strain to reduce contact resistance in NMOS FET devices

Enhanced channel strain to reduce contact resistance in NMOS FET devices

US Patent 12021082 · Granted Jun 25, 2024

Estimated economic value: $10,883,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of manufacturing a source/drain of a semiconductor device using multiple 2025
Semiconductor device2025
Semiconductor structure and method for fabricating same2025
Device having an air gap adjacent to a contact plug and covered by a doped diele2025
2D-channel transistor structure with asymmetric substrate contacts2025
Transistor source/drain contacts and methods of forming the same2025
Method for manufacturing semiconductor device2025
Transistor isolation regions and methods of forming the same2025
Nanostructure FET and method of forming same2025
Methods of forming alignment structure with trenches for semiconductor devices2025
Apparatus, system, and method for measuring the temperature of a substrate2025
Method for forming semiconductor device with monoclinic crystalline metal oxide 2025